

Notice of References Cited	Application/Control No. 09/670,985	Applicant(s)/Patent Under Reexamination YADAV, HANUMANT K.	
	Examiner CHAMELI C. DAS	Art Unit 2122	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-6,715,051	03-2004	Iwamura et al.	711/165
*	B	US-6,711,738	03-2004	Kuth et al.	717/173
*	C	US-6,698,017	02-2004	Adamovits et al.	717/168
*	D	US-6,675,201	01-2004	Parkkinen, Jukka	709/216
*	E	US-6,604,235	08-2003	Harrison et al.	717/168
*	F	US-6,588,010	07-2003	Ogata, Hitoshi	717/169
*	G	US-6,453,470	09-2002	Gazda et al.	717/174
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	TITLE: Compiler and Hardware Support for Cache Coherence in Large-Scale Multiprocessors, Design Considerations and Performance study, author: Choi et al, ACM, 1996.
	V	
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.